快闪存储器阈值电压分布读取电路设计

全文: PDF(1309 KB) HTML
输出: BibTeX | EndNote (RIS)

摘要

提出了一种浮栅型快闪存储器(flash memory)阈值电压分布读取方法。其读出电路结构主要包括电容反馈互导放大器(capacitor feedback trans-impedance amplifier, CTIA)和8 b循环型模数转换器(cyclic analog-to-digital converter), 以上电路将存储单元的阈值电压进行数字量化输出。此外芯片还集成了译码电路、高压电路、偏置电路和控制电路等辅助电路。上述设计采用0.13 μm 2P3M NOR 快闪存储器工艺,芯片面积为2.1 mm×2.8 mm, 其中存储阵列包含1 024×1 024个存储单元。测试结果表明该读取电路能够精确地读取快闪存储器的阈值电压分布,可以用来进行存储阵列器件和工艺的离散性等特性研究,也可以用于编程/擦除算法的优化设计。

	服务

	把本文推荐给朋友
	加入引用管理器
	E-mail Alert
	RSS

	作者相关文章

关键词 ：快闪存储器, 阈值电压分布, 循环型模数转换器

Abstract：

This paper describes a readout circuit for the flash memory threshold voltage distribution. This circuit includes a capacitor feedback trans-impedance amplifier (CTIA) and an 8 b cyclic analog-to-digital converter which converts the threshold voltages into digital outputs. The system also has horizontal and vertical decoders, a high voltage generator, a bias module and a timing control circuit. The chip was fabricated using 0.13 μm NOR flash memory process with 1 024×1 024 cells and a 2.1 mm×2.8 mm die size. Tests show that this readout circuit accurately depicts the threshold voltage distribution. The circuit can also be used to analysis the discreteness of memory cells and system processes and to improve program/erase algorithms.

Key words： flash memory threshold voltage distribution cyclic analog-to-digital converter

收稿日期: 2013-12-12 出版日期: 2014-04-15

基金资助:国家自然科学基金资助项目(61106102)

引用本文:

伍冬,刘辉,谢南,高岑岑. 快闪存储器阈值电压分布读取电路设计[J]. 清华大学学报（自然科学版）, 2014, 54(4): 546-550.
Dong WU,Hui LIU,Nan XIE,Cencen GAO. Threshold voltage distribution readout circuit design for flash memory. Journal of Tsinghua University(Science and Technology), 2014, 54(4): 546-550.

链接本文:

http://jst.tsinghuajournals.com/CN/ 或 http://jst.tsinghuajournals.com/CN/Y2014/V54/I4/546

[1]	Cappelletti P, Golla C. Flash Memories [M]. Massachusetts, USA:Kluwer Academic Publishers, 1999.
[2]	Li Y, Quader K N. NANDflash memory: Challenges and opportunities [J]. Computer, 2013, 46(8): 23-29.
[3]	Lee C, Lee S K, Ahn S, et al.A 32-Gb MLC NAND flash memory with Vth endurance enhancing schemes in 32 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2011, 46(1): 97-106.
[4]	Park B, Cho S, Park M, et al.Challenges and limitations of NAND flash memory devices based on floating gates [C]// 2012 IEEE International Symposium don Circuits and Systems (ISCAS). Seoul, Korea: IEEE Circuits and Systems Society, 2012: 420-423.
[5]	Gabrys R, Yaakobi E, Dolecek L. Graded bit-Error-correcting codes with applications to flash memory[J]. IEEE Transactions on Information Theory, 2013, 59(4): 2315-2327.
[6]	Oren D, Klein A. Tailor SSD architecture to meet evolving PC user requirements [C/OL]. [2010-08-17]. http://www.flashmemorysummit.com/.
[7]	Lewyn L L, Ytterdal T, Wulff C, et al.Analog circuit design in nanoscale CMOS technologies[J]. Proceedings of the IEEE, 2009, 97(10): 1687-1714.
[8]	Ohta J. Smart CMOS Image Sensors and Applications [M]. Florida, USA: CRC Press, 2010.
[9]	Shin M S, Kim J B, Kim M K, et al.A 1.92-Megapixel CMOS image sensor with column-parallel low-power and area-efficient SA-ADCs[J]. IEEE Transactions on Electron Devices, 2012, 59(6): 1693-1700.
[10]	Matsuo S, Bales T J, Shoda M, et al.8.9-Megapixel video image sensor with 14-b column-parallel SA-ADC[J]. IEEE Transactions on Electron Devices, 2009, 56(11): 2380-2389.
[11]	Park J H, Aoyama S, Watanabe T, et al.A high-speed low-noise CMOS image sensor with 13-b column-parallel single-ended cyclic ADCs[J]. IEEE Transactions on Electron Devices, 2009, 56(11): 2414-2422.
[12]	CHEN Honglei, WU Dong, SHEN Yanzhao, et al.A 13-bit, low-power, compact ADC suitable for sensor applications [C]// 2010 IEEE International Symposium on Circuits and Systems (ISCAS). Paris, France: IEEE Circuits and Systems Society, 2010: 2414-2417.