Abstract：The plastic encapsulated microcircuits (PEM) burn-in method helps guarantee the reliability of PEM. Thermal runaway and uneven temperatures between different devices during burn-in are controlled by a closed-loop temperature control system. The control system adjusts the temperature of each burn-in socket relative to the oven temperature using a fuzzy adaptive algorithm to configure the control parameters of the PI controller that drives the heating or cooling actuators. The device temperature more quickly achieves steady state (20 min) with steady state errors of less than 1℃ and the temperature differences between the tested devices are reduced by 2℃ so that the temperature are almost the same with the closed-loop temperature control system. The fuzzy adaptive algorithm makes the system dynamic response much faster with stronger anti-interference ability. Thus, this system prevents thermal runaway and makes the temperatures equal between the different tested devices.
白冰, 王伟明, 李青峰, 李路明. PEM老炼过程中的温度闭环控制系统[J]. 清华大学学报（自然科学版）, 2016, 56(3): 294-298.
BAI Bing, WANG Weiming, LI Qingfeng, LI Luming. Closed-loop temperature control system for a PEM during burn-in. Journal of Tsinghua University(Science and Technology), 2016, 56(3): 294-298.
[1] Radisic V, Leong K M K H, Sarkozy S, et al. 220-GHz solid-state power amplifier modules[J]. IEEE Journal of Solid-State Circuit, 2012, 47(10):2291-2297.
[2] Johnson L A. Laser diode burn-in and reliability testing[J]. IEEE Communication Magazine, 2006, 44(2):4-7.
[3] Cha J H, Finlelstein M. Burn-in for systems operating in a shock environment[J]. IEEE Transaction on Reliability, 2011, 60(4):721-728.
[4] Tsai CC, Tseng ST, Balakrishnan N. Optimal burn-in policy for highly reliable products using gamma degradation process[J]. IEEE Transaction on Reliability, 2011, 60(1):234-245.
[5] Vassighi A,Semenov O, and Sachdev M. CMOS IC technology scaling and its impact on burn-in[J]. IEEE Transactions onDevice and Materials Reliability, 2004, 4:208-221.
[6] Kao W C, Chuang W S, LinH T, et al. DFT and minimum leakage pattern generation for static power reduction during test and burn-in[J]. IEEE Transcation on Very Large Scale Integration System, 2010, 18(3):392-400.
[7] Oleg S, Arman V, Manoj S, et al. Effect of CMOS technology scaling on thermal management during burn-in[J]. IEEE transactions on semiconductor manufacturing, 2003, 16(4):686-695.
[8] Mesut M, Hamid M and Kaushik R. A leakage control system for thermal stability during burn-in test[C]//Test Conference, 2005. Proceedings. ITC 2005. IEEE International. Austin, TX, USA:IEEE Press, 2005:1-10.
[9] Vassighi A, Sachdev M. Thermal runaway in integrated circuits[J]. IEEE Transcation on Device and Materials Reliability, 2006, 6(2):300-305.
[10] Riordan WC, Miller R, PierreS ER. Reliability improvement and burn in optimization through the use of die levelpredictive modeling[C]//Reliability Physics Symposium, 2005. Proceedings. 43rd Annual. 2005 IEEE International. San Jose, CA, USA:IEEE Press, 2005:435-445.
[11] Forster J, Lopez C. Junction temperature during burn-in:how variable is it and how can we control it[C]//Semiconductor Thermal Measurement and Management Symposium,2007, 23rd Annual IEEE. San Jose, CA,USA:IEEE Press, 2007:168-173.
[12] Tadayon P. Thermal challenges during microprocessor testing[J]. Intel Technol J, 2000, 4(3):1-8.
2016, Vol. 56 
