[Objective] With advancements in three-dimensional integration technology, wafer stacking has become a critical process for enhancing semiconductor device performance in the post-Moore era. The reliability of interfacial electrical interconnections depends on the bonding overlay accuracy, which is now primarily limited by residuals at the 50 nm level. This study addresses the challenge of bonding residuals in high-precision wafer bonding, which arise from the coupled effects of wafer elastic deformation, clamping constraints, and bond wave propagation. Existing models often lack comprehensive multiphysics coupling or fail to establish a link between specific process parameters and residual formation, limiting their use in process optimization. Therefore, developing a high-fidelity coupled model is essential for understanding the residual generation mechanism and devising effective suppression strategies. [Methods] A multiphysics coupling analysis model was developed that comprehensively considers wafer anisotropy, clamping boundary effects, and bond wave propagation behavior. The framework integrates anisotropic thin-plate elasticity (incorporating crystal orientation transformation tensors), gas film dynamics (governed by a modified Reynolds equation with bonding stress), and contact mechanics (solved via the augmented Lagrangian method). Bond wave propagation is governed by an energy criterion at the wavefront, balancing effective bonding energy against strain energy and the work performed by gas film and mechanical contact pressures. A finite element model for the 300 mm wafer bonding process was developed, achieving submicron accuracy. Key numerical strategies included a staggered iterative scheme for updating the wavefront, bonding force, gas pressure, and structural deformation; adaptive time stepping based on residual variations; and stabilization damping to suppress rigid body motion. Model validity was confirmed through comparison between simulation predictions and experimental pattern wafer geometry measurements. [Results] The simulation accurately captured the nonuniform bond wave propagation induced by wafer anisotropy. The stress and residual distributions exhibited a distinct fourfold symmetry consistent with the crystallographic orientation. Residuals were primarily concentrated near the wafer edge, with additional significant residuals observed at the center-consistent with previous reports. Experimental validation showed strong agreement between simulated and measured residual distribution patterns. Systematic parameter studies revealed that using a flat bond head reduced the 2-norm of the residual vector by 41% compared with a spherical head (0.63 μm vs. 1.07 μm). Employing a lower-stiffness material (polyethylene) for the bond head reduced the residual 2-norm by 23% compared with PEEK plastic. Moreover, an increase in the initial wafer gap correlated with a higher residual 3σ value. [Conclusions] This study establishes a robust multiphysics coupling and process co-optimization framework for high-precision wafer bonding. The proposed model effectively captures the combined effects of wafer anisotropy, gas film dynamics, and contact mechanics on residual formation, enabling high-fidelity simulation of the bonding process and quantitative analysis of key process parameters. The findings demonstrate that optimizing the bond head design-with a flat surface and low-stiffness material-and minimizing the initial wafer gap can significantly suppress bonding residuals. This work provides a theoretical basis and practical design guidelines for optimizing wafer bonding processes to achieve superior overlay accuracy.
Key words
multiphysics field coupling /
wafer bonding residual /
bond wave /
finite element simulation /
process parameter optimization
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] PANIGRAHI A K, BONAM S, GHOSH T, et al. Low temperature, low pressure CMOS compatible Cu-Cu thermo-compression bonding with Ti passivation for 3D IC integration[C]// 2015 IEEE 65th Electronic Components and Technology Conference. San Diego, USA: IEEE, 2015: 2205-2210.
[2] REBHAN B, BERNAUER M, WAGENLEITNER T, et al. < 200 nm Wafer-to-wafer overlay accuracy in wafer level Cu/SiO2 hybrid bonding for BSI CIS[C]// 2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC). Singapore: IEEE, 2015: 1-4.
[3] MITSUISHI H, MORI H, MAEDA H, et al. 50 nm overlay accuracy for wafer-to-wafer bonding by high-precision alignment technologies[C]// 2023 IEEE 73rd Electronic Components and Technology Conference (ECTC). Orlando, USA: IEEE, 2023: 1664-1671.
[4] TURNER K T, SPEARING S M. Mechanics of direct wafer bonding[J]. Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences, 2006, 462(2065): 171-188.
[5] IP N, NAGATA A, KOHAMA N, et al. Investigation of post-bond distortion in direct wafer bonding[J]. ECS Transactions, 2020, 98(4): 47-52.
[6] IP N, NEJADSADEGHI N, FONSECA C, et al. Multi-physics simulation of wafer-to-wafer bonding dynamics[C]// 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC). San Diego, USA: IEEE, 2022: 502-506.
[7] RADISSON D, FOURNEL F, CHARLAIX E. Modelling of the direct bonding wave[J]. Microsystem Technologies, 2015, 21(5): 969-971.
[8] LI Y, WANG C X, WANG Y, et al. Investigation of bonding front propagation for wafer direct bonding[C]// 201718th International Conference on Electronic Packaging Technology (ICEPT). Harbin, China: IEEE, 2017: 1603-1606.
[9] LIM K, HAN M, JO G, et al. Design and simulation of symmetric wafer-to-wafer bonding compesating a gravity effect[C]// 2020 IEEE 70th Electronic Components and Technology Conference (ECTC). Orlando, USA: IEEE, 2020: 1480-1485.
[10] IP N, NEJADSADEGHI N, KOHAMA N, et al. Distortion simulation for direct wafer-to-wafer bonding process[C]// 2023 IEEE 73rd Electronic Components and Technology Conference (ECTC). Orlando, USA: IEEE, 2023: 694-698.
[11] IP N, BELYANSKY M, NETZBAND C, et al. Overlay performance in permanent bonded wafer integration schemes[C]// Proceedings Volume 12496, Metrology, Inspection, and Process Control XXXVII. San Jose, USA: SPIE, 2023: 319-324.
[12] VAN HAREN R, LI S W, MINGHETTI B, et al. Enabling layer transfer and back-side power delivery network applications by wafer bonding and scanner correction optimizations[C]// Proceedings Volume 12496, Metrology, Inspection, and Process Control XXXVII. San Jose, USA: SPIE, 2023: 621-634.